🎁 Before you apply, rehearse this interview. Create your free WorkMundi account and get an Interview Training on HelpsYouSpeak — no cost, no card. I want my training →
If you are looking for a challenging and exciting career in the world of technology, then look no further. Skyworks is an innovator of high performance analog semiconductors whose solutions are powering the wireless networking revolution. At Skyworks, you will find a fast-paced environment with a strong focus on global collaboration, minimal layers of management and the freedom to make meaningful contributions in a setting that encourages creativity and out-of-the-box thinking. We are excited about the opportunity to work with you and glad you want to be part of a team of talented individuals who together can change the way the world communicates. Requisition ID: [[id]] Description We are building an intelligent analog and mixed-signal design automation flow that applies agentic AI and machine learning to modernize design and verification practice. You will join a central engineering team developing a next-generation, AI-enabled design and verification platform for complex analog/mixed-signal and RF products and modules - from die-level blocks to integrated module architectures. This role calls for an engineer who can bring analog/RF IC design and verification knowledge and an automation mindset to encode that expertise into scalable flows. You will inform how the platform reasons about circuits, runs verification, and guides engineers through complex AMS and RF workflows. Your job is to bridge proven AMS/RF practice and new automation so the platform stays grounded in how high-performance products are built and signed off. Responsibilities Understand design, simulate, and layout challenges in RF/analog blocks including PAs, LNAs, switches, and filter networks in Cadence Virtuoso across multiple process technologies and be able to encode that knowledge into an intelligent automation flow Understand how design, simulation and physical verification data is generated across distributed platforms and develop strategies for engineering that data for a machine learning and/or agentic AI platform Partner with PDK, layout, and verification teams to align design practices with process capabilities, DRM limits, and foundry release schedules Develop connections between design steps and tools in the analog, RF and mixed-signal domains using agentic AI framework with the goal of developing a self-evolving design flow Required Experience and Skills B.S. or higher in Electrical Engineering, Computer Engineering, or Computer Science 3+ years of professional experience in analog/RF IC design and verification or EDA engineering in an analog or RF environment Strong automation skills for analog/RF flows (Python, SKILL, Tcl, or equivalent) Demonstrated ability of turning informal design and verification practice into structured workflows Strong debugging and analytical skills Excellent communications skills with the ability to work and thrive in a team environment Desired Experience and Skills Hands-on Cadence Virtuoso: schematic entry, simulation, layout Experience creating and verifying Verilog-A and SystemVerilog RNM behavioral models for analog circuits. Automation for flow orchestration, testbench setup, results parsing, or layout-assisted routines Exposure to internal/custom process technologies and/or external foundry PDKs for analog/RF work Practical ML/AI skills: Python-based development with frameworks such as PyTorch, TensorFlow, or LangChain/LlamaIndex (or equivalent); experience building LLM applications, RAG pipelines, or ML inference services Experience building or integrating agentic workflows that call EDA tools (simulation, DRC/LVS, EM, or job schedulers) as tools in a loop Working knowledge of agentic AI systems: multi-step agents, tool use / function calling, planning and orchestration, and evaluation of agent behavior — useful on this seat, not the core of it Experience with filter co-design in a module environment, EM-aware layout, or AMS co-simulation — useful as domain grounding for automated and agent behavior Scripts that integrate with HPC/job farms for batch simulation or regression Interest in applying ML to circuit/layout representations (graphs, embeddings) beyond text-only LLM use #LIPR1 Skyworks is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, age, sex, sexual orientation, gender identity, national origin, disability, protected veteran status, or any other characteristic protected by law.
Here's how to pick the right one and stand out in your application.
144.883Jobs
31.687IN
81%EN
That number is real. WorkMundi's database shows 144,883 open engineer roles across the world. India has the most with 31,687 jobs, followed by the United States with 30,084. If you just finished reading one job ad and felt paralyzed by choice, you're not alone—but this scale is actually an advantage. It means you can afford to be selective.
Start by geography and language. The majority of engineer ads—117,837 of them—have the job posting text written in English. Use that as one filter, but remember: the ad text language tells you nothing about whether the role actually requires you to speak English day-to-day. Read the job description carefully. Then check which countries have the volume you're targeting. Singapore, Poland, and Australia round out the top five after India and the US.
Next, learn who's hiring. Accenture has posted 2,801 engineer roles. andurilindustries, speechify, and jobgether are also actively recruiting. If you're applying to one of these names, research their hiring patterns and interview style before you apply. That homework pays off.
When you interview, expect the question every engineer hears: 'Tell me about a time you had to debug a problem that wasn't in your job description.' Have a specific story ready—not a general one. Name the tools, the deadline pressure, and what you learned. Hiring managers listen for whether you see problem-solving as part of the role itself, not a favour.